High frequency equivalent circuit of GaAs depletion and enhancement FETs for large signal modelling by Berroth, Manfred & Bosch, Roland
- 122 -
High Frequency Equivalent Circuit of GaAs Depletion 
and Enhancement FETs for Large Signal Modelling 
M. Berroth and R. Bosch 
Fraunhofer Institute for Applied Solid State Physics 
Eckerstr. 4, D-7800 Freiburg, FRG 
Abstract 
For the design of digital circuits as well as for power amplifiers, 
the nonlinear modelling of GaAs FETs is a necessity. We use an 
extended equivalent circuit, which takes into account the gate cur-
rent of positive biased transistors as well as the symmetrical nature 
of the devices at low drain voltages. A fast method to determine 
the elements of the equivalent circuit from measured S-parameters 
is presented which delivers for the fh·st time good agreement for all 
operating points. A valid large signal description of the device can 
be obtained by implementing the bias dependences of the intrinsic 
elements into a circuit simulator like SPICE. 
I. Introduction 
For MMIC designs, small-signal equivalent circuits of GaAs FETs 
are used up to millimeter wave frequencies [1,2). Recently devel-
oped MODFETs with very high transit frequencies have threshold 
voltages of about 0 volt [3]. The operating point for maximum 
transconductance and highest transit frequency is at positive bi-
ased gate. However at these bias points, the gate current can not 
further be neglected. Another problem occurs in switching applica-
tions, when the drain to source voltage of the FET comes close to 0 
volt. In this case the symmetrical nature of the physical device has 
to be reflected in the equivalent circuit. We therefore propose an 
extended equivalent circuit together with a fast method to deter-
mine its elements from S-parameter measurements for all operating 
points and without frequency limitations. Only such an equivalent 
circuit, which describes the transistor at all bias points precisely, 
G 
- 123 -
can be used to evaluate the bias dependences of the intrinsic circuit 
elements. This is essential for large signal applications. 
II. The Small-Signal Equivalent Circuit 
The complete small-signal equivalent circuit is shown in Fig. 1. 
The circuit is divided into the external part with eight parasitic ele-
ments and the intrinsic device, containing nine elements defined by 
10 variables (gm = 19m le- iw-r). All external elements are considered 
to be constant for all operating points. All intrinsic elements de-
pend on the applied gate and drain voltages. For operating points 
with forward biased gate, the differential resistances of the gate to 
source and gate to drain diodes are modelled by the resistances R18 
and Rfd· At low drain voltages, the resistor Rd9 has to be included 
due to the more symmetric behaviour of the transistor. 
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1. Extended small-signal equivalent circuit of a field effect 
Fig. ·transistor including gate current and resistive feedback. 
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III. Parameter Extraction 
Our method to extract the element values from S-parameter mea-
surements is similar to [1,5,7], however applied to the extended 
circuit. Furthermore the frequency limitations of [1,5] have been 
overcome by a fully analytic solution of the intrinsic Y -parameter 
equations. First, the external parasitic elements have to be deter-
mined by so-called "cold modelling" at a drain to source voltage of 
0 volt as described in [1,2,4). Then "hot" measured S-parameters 
(Vd, > OV) are deembedded from the external parasitic elements to 
obtain the equivalent Y-parameters of the intrinsic device for any 
bias and frequency. As additional relations for the differential re-
sistances R1, and R1d either DC measurements or the S-parameters 
obtained at very low frequencies can be ~sed. At each bias point 
the remaining eight parameters can be calculated for each mea-
sured frequency independently: 
C9d = _I m(Yi,.) (l + ( Re(Yi,) +UN)') w Im(Yi21) (1) 
R9d Re(Y,.2i) + 9Jd (2) -
wC9dlm(Yi2i) 
Cu, Im(Yili) + Im(Yi2i) ( 1 + (Re(Yili) + Re(Yi2i) - 9J,)
2) (3) 
-
w (Jm(Yiii) + Jm(Yi2i))2 
~ Re(Yi 1i) + Re(Yi2;) - 9!, (4) -
wC9 ,(Im(Yili) + Jm(Yi2;)) 
9m - V((Re(Y2li)- Re(Yi2i))2 + (Jm(Y2ti)- Im(Yi2i))2) D1 (5) 
T 
1 . ( Im(Yi2i)- Im(Y21i)- wC9 ,R;(Re(Y2li)- Re(Yi2;))) 
-
-arcstn 
W 9m 
(6) 
cd. Im(Y22i) + Jm(Y12;) (7) -
w 
9d• ::::: Re(Y22i) + Re(Yi2i) (8) 
where 
D1 - 1 + (wR;C9 ,)2. 
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Equations (1) through (8) are valid 
i) for drain voltages greater than zero volt, 
ii) for positive and negative gate voltages and 
iii) for all frequencies for which the equivalent circuit is valid. 
As there are no time consuming iteration loops in the hot mod-
elling evaluation procedure, this method can effectively be used 
for on-wafer S-parameter measurements with real-time parameter 
extraction. 
V. Measurements and Results 
Several different types of HFETs as well as MESFETs fabricated 
at our Institute have been investigated to verify our model and 
parameter extraction method and to compare it with the results 
of other procedures. The "hot modelling" method described in 
[1] is limited to frequencies below 5 GHz, which is a severe lim-
itation for present and future applications of GaAs FET devices. 
Furthermore, as the influence of the differential resistances is not 
considered in [1], the method can not be used for operating points 
with a significant gate current. Fig. 2 shows an enhancement 
type heterostructure FET with a gate voltage of 0. 75 volts and a 
drain voltage of 1.5 volts. The crosses indicate the measured S-
parameters of a heterostructure FET with pulse doped layers on 
both sides of the undoped channel with a gate length of 0.5 p,m. 
The circles show the results of our method. Obviously, our model 
yields a good agreement with the measured data up to the mea-
surement limit of 40 GHz, showing that our model extrapolations 
to higher frequencies are reliable. The low error averages Eij of 
our improved model should be noted. 
As the accuracy of our parameter extraction is great and the com-
putation time is negligeable, we can calculate the small-signal equiv-
alent circuit elements at many operating points. Thus the bias 
dependence of all internal elements is quickly established. Due to 
the validity of the equivalent circuit for all operating points, these 
voltage dependences of the equivalent circuit elements can be uti-
lized for large-signal model development. 


